Call for Participation  |  Registration  |  Conference Program  |  Sponsorship Opportunities  |  Location  |  Team Members  |  Contact Us
 
 
Conference Schedule
Industry Forum
 Tutorial Program
 Keynote Presentations
  Conference Program
Home
Industry Forum
 
Sunday January 6, 2008*
Session E1 (11:00 AM - 1:00 PM) Speaker Talk Title
11:00 - 11:10 AM Industry Forum Introduction Pradip Dutta, Venkat Rajaraman, Pidugu Narayana  
11:10 - 11:40 PM AMD (Platinum)    
11:40 - 12:10 PM Mentor Graphics
(Premium Gold)
Satish Kumar Dinavahi Design Variability and Yield Predictability in Nanometer Era
12:10 - 12:35 PM Intel (Gold)    
12:35 - 12:55 PM Actel (Silver)    
 
Session E2 (2:00 PM - 4:30 PM) Speaker Talk Title
2:00 - 2:25 PM Locuz (Gold)    
2:25 - 2:45 PM Cypress (Silver)    
2:45 - 3:00 PM Cadence (Bronze)    
3:00 - 3:15 PM Altera (Bronze) Mr Razak Mohammedali, Altera  
3:15 - 3:30 PM Sun (Bronze) Shrenik Mehta, Sr. Director, Sun Microsystems Microelectronics at Sun: System-on-Chip for servers and embedded systems
3:30 - 3:45 PM HP (Bronze)    
3:45 - 4:10 PM TCS (Bronze)    
4:10 - 4:25 PM (Bronze)    
 
Monday, January 7, 2008*
Session E3 (11:00 AM - 1:00 PM) Speaker Talk Title
11:00 - 11:30 AM Xilinx (Premium Gold) Samskrut J Konduru & Vamsi Nalluri Partial Reconfiguration in Xilinx FPGAs
11:30 - 11:55 AM ST (Gold) Aloknath De, Head and Group Manager, Mobile, Multimedia and Communication  
11:55 - 12:15 PM Synopsys (Silver) Srinivas Raghvendra, Senior R&D Director, DFM Solutions Manufacturing challenges and DFM Solutions for leading edge designs.
12:15 - 12:35 PM Transwitch (Silver) Dr. Santanu Das Trends in Telecommunication and their Impact on VLSI
12:35 - 12:55 PM Magma (Silver)    
 
Session E4 (2:00 PM - 4:30 PM) Speaker Talk Title
2:00 - 2:25 PM Rambus (Gold) Mr. Anil K. Reddy High Performance Memory for Next Generation Electronic Systems
2:25 - 2:45 PM ARM (Silver) Jayanta Lahiri Designing Physical IPs using SOI Technology
2:45 - 3:00 PM NVIDIA (Bronze)    
3:00 - 4:30 PM Panel Discussion: Moderator: Mr Gurudutt Bansal, R&D Director, Cadence,
Panelist 1:
Mr Sathyam Pattanam, Synopsys. Panelist
2: Dr Pallab Dasgupta,
IIT-Kharagpur. Panelist
3: Mr Sudhakar Palisetti, Cortina Systems, Panelist
4: Balaji Kanigicherla, Senior Director, ATI Panelist
5: Mr John Goodenough, ARM
Panel Discussion: "Next Gen Verification - from buzz to adoption as design goes multi-core, low-power".
 
Tuesday, January 8, 2008*
Session E5 (11:00AM - 1:00 PM) Speaker Talk Title
11:00 - 11:30 AM Qualcomm
(Premium Gold)
Mr. Shashidhar Reddy Convergence of Computing, Communication and Consumer Electronics.
11:30 - 11:55 AM TI (Gold) Ram Anant Analog Design
11:55 - 12:15 PM NXP (Silver) Dr. N.S. Murthy NXP - leading the business of innovation for next experience"
12:15 - 12:35 PM (Bronze)    
12:35 - 12:50 PM (Bronze)    
 
* IF slots are filled on first-come, first-serve basis. Decision of the Conference Committee is final.
 
Sponsorship Opportunities | Location | Team Members | Contact Us | Sitemap
The logos and trademarks used on this site are the property of their .respective owners
[email protected]
VLSI Design conference
Sponsored by VLSI Society of India. VLSI  
Designing & Hosting by   Ibee