VLSI Design 2010
Call for Participation  |  Registration  |  Conference Program  |  Sponsorship & Exhibition  |  Location  |  Team Members  |  Contact Us
  Conference Schedule
Home
The 25th International Conference on VLSI Design &

The 11th International Conference on Embedded Systems

Hyderabad International Convention Centre, Hyderabad, January 7-11, 2012
Technical Program (January 7-11, 2012)
Day 1:  7 th January 2012 Tutorial, RASDAT 2012 Workshop
Day 2:  8 th January 2012 Tutorial, RASDAT 2012 Workshop
Day 3:  9 th January 2012 Inaugural, Technical Sessions, Student Conference
Day 4:  10 th January 2012 Valedictory/Awards, Technical Sessions, Banquet Dinner
Day 5:  11 th January 2012 Technical Sessions
Day 1: Tutorial Program (January 7, 2012)
Time Session T1 Session T2 Session T3 Session T4
9AM - 5PM

Design of Mixed-Signal Systems using SystemC
AMS extensions

Sumit Adhikari1,  
Markus Damm1,
Christoph Grimm1 and François Pecheux2

1Vienna University of
Technology, Austria

2UPMC, Paris, France 		Reversible Logic: Fundamentals and Applications in Ultra-Low Power, Fault Testing and Emerging Nanotechnologies, and Challenges in Future

Himanshu Thapliyal and Nagarajan Ranganathan

University of South Florida, USA		 DFM, DFT, Silicon Debug and Diagnosis – The loop to ensure product yield

Nagesh Tamarapalli1 and Srikanth Venkataraman2


1AMD, India

2Intel, Oregon, USA		 Intellectual Property Protection and Security in System on a Chip

Susmita Sur-Kolay1 and Swarup Bhunia2

1Indian Statistical Institute

2Case Western Reserve University, USA
Day 2:  Tutorial Program (January 8, 2012)
Time Session T5 Session T6 Session T7A Session T8A
9AM - 5PM Advanced Analog-Mixed Signal System and Circuit Techniques

Pavan Hanumolu, Un-Ku Moon, and Terri Fiez

Oregon State University, USA		 Variability-resistant Software and Hardware for Nano-Scale Computing

Nikil Dutt1,
Mani Srivastava2, Rajesh Gupta3, and Subhashish Mitra4

1UC Irvine, USA

2University of California, Los Angeles,USA

3University of California, San Diego, USA

4Stanford University, USA 		New Modeling Methodologies for Thermal Analysis of 3D ICs and Advanced Cooling Technologies of the Future
(9am – 12 noon)

Arvind Shridhar and David Atienza

EPFL Switzerland 		Designing Silicon-Photonic Communication Networks for Manycore Systems
(9am – 12 noon)

Ajay Joshi

Boston University, USA
Session T7B Session T8B
Optimally Addressing Verification Constraint Complexity for Effective Functional Convergence
(1pm - 5pm)

Shankar Hemmady

Synopsys, USA 		Wireless System Design and Systems Engineering Challenges
(1pm - 5pm)

Ravi Kishore B, Kameswara Rao B, and
Muralidhar Reddy B

HCL India
Time Day 1: Conference Program (January 9, 2012)
09:00 - 09:45 Inauguration
09:45 -10:45 Keynote 1: Jaswinder Ahuja, Cadence, India
10:45 - 11:15 Tea/Coffee break
11:15-12:30 A1
Application Driven Analog Design		 B1
Reconfigurable Architecures		 C1
Low Power Analog-Mixed
Signal Design		  
 

Random Access Analog Memory (RA2M) for video signal application

Nilanjan Chattaraj and Anindya Sundar Dhar

IISc Bangalore

Customizing Instruction Set Extensible Reconfigurable Processors using GPUs

Unmesh D. Bordoloi, Bharath Suri, Swaroop Nunna, Samarjit Chakraborty, Petru Eles and Zebo Peng

Linköping University, TU Munich

Impact of Body Bias Based Leakage Power Reduction on Soft Error Rate

Warin Sootkaneung and Kewal K. Saluja

University of Wisconsin-Madison

  
A 55-mW 300MS/s 8-bit CMOS parallel pipeline ADC

Manas Kumar Hati and Tarun Kanti Bhattacharyya

IIT Kharagpur		 Energy-Efficient Application Mapping in FPGA through Computation in Embedded Memory Blocks

Anandaroop Ghosh, Somnath Paul, Seetharam Narasimhan and Swarup Bhunia

Case Western Reserve University, Intel Corp		 An Area Efficient Diode and On Transistor Interchangeable Power Gating Scheme with Trim Options for Low Power SRAMs

Ankur Goel, Donald Evans, Richard Stephani, Venkateswara Reddy, Dharmendra Rai, Sathisha N. and Veerabadra Chary

LSI India R&D Pvt Ltd

A 110-dB Dynamic Range, 76-dB Peak SNR Companding Continuous-Time Delta Sigma Modulator for Audio Applications

Saravana Kumar and Shouri Chatterjee

Analog Devices Inc, IIT Delhi

Intra-task Dynamic Cache Reconfiguration

Hadi Hajimiri and Prabhat Mishra

University of Florida

An Energy Efficient Oscillator Frequency Calibration Methodology using Fraction Phase Computation

Amitava Ghosh, Isha Das and Achintya Halder

IIT Kharagpur
12:30-13:30 Lunch break
13:30-14:30 Keynote 2: Samarjit Chakraborty, TU Munich, Germany
14:30-15:45 A2 High Speed Mixed Signal RF Design B2 Designing Real Time Embedded Systems C2 Design Techniques for Power Management  
15:45-16:15 Tea/Coffee break
16:15-17:30 A3 Analog/RF Design Techniques B3 Communication Applications C3 Thermal Analysis and Temperature Aware Design  
17:30-18:45 Panel Discussion: SoC Realization – A Bridge to New Horizons or a Bridge to Nowhere?
Time Day 2: Conference Program (January 10, 2012)
09:00-10:00 Keynote 3: Sri Parmeswaran, University of New South Wales, Australia
10:00-11:15 A4 CMOS Sensors and MEMS B4 Architecture and Logic Synthesis C4 Energy Harvesting and Power Management  
11:15-11:45 Tea/Coffee break
11:45-13:00 A5 Physical Design and TCAD B5 System Level Design C5 Low Power Design Techniques  
13:00-14:00 Lunch break
14:00-15:00 Keynote 4: Vishwani Agrawal, Auburn University, USA
15:00-16:15 A6 Packaging and 3D Circuits B6 Low power IC Design I C6 Diagnosis and Debug Techniques  
16:15-16:45 Tea/Coffee break
16:45-18:00 Awards Function
  Cultural event / Banquet
Time Day 3: Conference Program (January 11, 2012)
09:00-10:00 Keynote 5: Rajesh Gupta, University of California San Diego, USA
10:00-11:15 A7 Fast Algorithms for Nano CMOS AMS Optimization B7 Low power IC Design II C7 Timing Issues in Test  
11:15-11:45 Tea/Coffee break
11:45-13:00 A8 Efficient Methods for AMS Design Optimization B8 Embedded System Applications C8 Formal Methods in Test and Verification  
13:00-14:00 Lunch break
14:00-15:00 Keynote 6: Bert Gyselinckx, IMEC, Belgium
16:15-16:45 Tea/Coffee break
15:30-16:45 A9 Circuit Simulation B9 Application Specific Processing Architectures C9 Test Optimization  
Home | Call for Participation | Registration | Conference Program | About us
Sponsorship Opportunities | Location | Team Members | Contact Us
Terms & Conditions | Website Privacy Policy | Website disclaimer Policy
The logos and trademarks used on this site are the property of their .respective owners
[email protected]
VLSI Design conference
Web Hosting, Google Apps and Web Design by IBEE